$\begin{array}{l} \label{eq:mos} \textit{MEMORY} \\ \texttt{cmos} \\ \textbf{1 M} \times \textbf{4 BITS} \\ \textbf{HYPER PAGE MODE DYNAMIC RAM} \end{array}$

MB814405D-60/60L/-70/70L

CMOS 1,048,576 × 4 BITS Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB814405D is a fully decoded CMOS Dynamic RAM (DRAM) that contains 4,194,304 memory cells accessible in 4-bit increments. The MB814405D features the "hyper page" mode of operation which provides extended valid time for data output and higher speed random access of up to $1,024 \times 4$ bits of data within the same row than the fast page mode. The MB814405D DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB814405D is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB814405D is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB814405D are not critical and all inputs are TTL compatible.

PRODUCT LINE & FEATURES

| | Parameter | | | MB81 | 4405D | | |
|-------------|-------------------|-----------------|-------------|--------------|-------------|--------------|--|
| | Falameter | | -60 | -60L | -70 | -70L | |
| RAS Access | s Time | | 60 ns | s max. | 70 ns | s max. | |
| CAS Access | S Access Time | | | s max. | 20 ns max. | | |
| Address Aco | ess Access Time | | | s max. | 35 ns max. | | |
| Random Cy | Random Cycle Time | | | is min. | 125 ns min. | | |
| Hyper Page | Mode Cycle Time | | 25 n | s min. | 30 ns min. | | |
| | Operating Current | Normal Mode | 495 m' | W max. | 413 mW max. | | |
| Low Power | | Hyper Page Mode | 385 m | W max. | 358 m | W max. | |
| Dissipation | Standby | TTL Level | 11 mW max. | 8.25 mW max. | 11 mW max. | 8.25 mW max. | |
| | Current | CMOS Level | 5.5 mW max. | 1.1 mW max. | 5.5 mW max. | 1.1 mW max. | |

- 1,048,576 words × 4 bits organization
- Silicon gate, CMOS, Advanced-Stacked Capacitor Cell
- All input and output are TTL compatible
- 1,024 refresh cycles every 16.4 ms
- Self refresh function

- Standard power and Low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

| Parameter | Symbol | Value | Unit |
|---------------------------------------|-----------|--------------|------|
| Voltage at Any Pin Relative to Vss | Vin, Vout | -1.0 to +7.0 | V |
| Voltage of Vcc Supply Relative to Vss | Vcc | -1.0 to +7.0 | V |
| Power Dissipation | PD | 1.0 | W |
| Short Circuit Output Current | Ιουτ | -50 to +50 | mA |
| Storage Temperature | Tstg | -55 to +125 | °C |


WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

■ PACKAGE



Package and Ordering Information

- 26-pin plastic (300 mil) SOJ, order as MB814405D-xxPJN
- 26-pin plastic (300 mil) SOJ, order as MB814405D-xxLPJN (Low Power)



■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Тур. | Max. | Unit |
|---|--------|------|------|------|
| Input Capacitance, A ₀ to A ₉ | CIN1 | - | 5 | pF |
| Input Capacitance, RAS, CAS, WE, OE | CIN2 | _ | 7 | pF |
| Input/Output Capacitance, DQ1 to DQ4 | CDQ | _ | 7 | pF |

■ PIN ASSIGNMENT AND DESCRIPTION

| 26-Pin SOJ (TOP VIEW) <lcc-26p-m04></lcc-26p-m04> | | | | | | | | | |
|--|----|----|---------------------------------|--|--|--|--|--|--|
| DQ1 | 1 | 26 | $ V_{SS} DQ_4 DQ_3 CAS OE $ | | | | | | |
| DQ2 | 2 | 25 | | | | | | | |
| WE | 3 | 24 | | | | | | | |
| RAS | 4 | 23 | | | | | | | |
| A9 | 5 | 22 | | | | | | | |
| A0 □ | 9 | 18 | A8 A7 A6 A5 A4 | | | | | | |
| A1 □ | 10 | 17 | | | | | | | |
| A2 □ | 11 | 16 | | | | | | | |
| A3 □ | 12 | 15 | | | | | | | |
| Vcc □ | 13 | 14 | | | | | | | |

| Designator | Function |
|----------------------------------|------------------------|
| DQ1 to DQ4 | Data Input/Output |
| WE | Write enable |
| RAS | Row address strobe |
| A ₀ to A ₉ | Address inputs |
| Vcc | +5.0 volt power supply |
| ŌĒ | Output enable |
| CAS | Column address strobe |
| Vss | Circuit ground |

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Notes | Symbol | Min. | Тур. | Max. | Unit | Ambient Operating Temp. |
|--------------------------------|-------|--------|------|------|------|------|----------------------------|
| Supply Voltage | *1 | Vcc | 4.5 | 5.0 | 5.5 | V | |
| | I | Vss | 0 | 0 | 0 | v | |
| Input High Voltage, all inputs | *1 | Vін | 2.4 | _ | 6.5 | V | 0°C to +70°C |
| Input Low Voltage, all inputs* | *1 | VIL | -2.0 | | 0.8 | V | |
| Input Low Voltage, DQ* | *1 | Vild | -1.0 | _ | 0.8 | V | |

*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any four of 4,194,304 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by \overline{CAS} and \overline{RAS} as shown in Figure 5. First, ten row address bits are input on pins A₀-through-A₉ and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{CAS} and \overline{RAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways–an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁ to DQ₄) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.
- tcac : from the falling edge of CAS when trcb is greater than trcb (max).
- taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.
- toEA : from the falling edge of OE when OE is brought Low after tRAC, tCAC, or tAA.
- to EZ: from \overline{OE} inactive.
- toff : from \overline{CAS} inactive while \overline{RAS} inactive.
- torr : from \overline{RAS} inactive while \overline{CAS} inactive.
- twez: from \overline{WE} active while \overline{CAS} inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, RAS is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of $1,024 \times 4$ -bits can be accessed and, when multiple MB814405Ds are used, CAS is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when CAS is inactive until CAS is reactivated.

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

| | | | | | | | Value | | |
|--------------------------------------|----------------|---------------|--|--|----------|------|-----------|-----------|------|
| Parameter N | Notes | | Symbol | Conditions | Min | Turn | Ma | ax. | Unit |
| | | | | | IVIII 1. | Тур. | Std power | Low power | |
| Output High Voltage | | | Vон | Іон = –5.0 mA | 2.4 | | _ | _ | V |
| Output Low Voltage | *1 | | Vol | lo∟ = 4.2 mA | _ | | 0 | .4 | |
| Input Leakage Current (Any Input) | | lı(L) | $\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 5.5 \ \text{V}; \\ 4.5 \ \text{V} \leq V_{\text{CC}} \leq 5.5 \ \text{V}; \\ \text{Vss} = 0 \ \text{V}; \ \text{All other pins} \\ \text{not under test} = 0 \ \text{V} \end{array}$ | -10 | _ | 1 | 0 | μΑ | |
| Output Leakage Curre | ent | | IO(L) | $0 V \le V_{OUT} \le 5.5 V;$ Data out disabled | -10 | | 1 | 0 | |
| Operating Current (Average Power | | MB814405D-60 | | RAS & CAS cycling; | | | 90 | | mA |
| Supply Current) | _ | MB814405D-70 | | t _{RC} = min | | | 7 | 5 | |
| Standby Current (Power Supply | | TTL level | Icc2 | $\overline{RAS} = \overline{CAS} = V_{IH}$ | | | 2.0 | 1.5 | mA |
| Current) | | CMOS level | 1002 | $\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2 V$ | | | 1.0 | 0.2 | |
| Refresh Current #1 (Average Power | *2 | MB814405D-60 | Іссз | $\overline{CAS} = V_{IH}, \overline{RAS}$ cycling; | | | 90 | | – mA |
| Supply Current) | - | MB814405D-70 | 1003 | t _{RC} = min | | | 75 | | |
| Hyper Page Mode | *2 | MB814405D-60 | Icc4 | $\overline{RAS} = V_{\mathbb{L}}, \overline{CAS}$ cycling; | | | 70 | | mA |
| Current | Z | MB814405D-70 | 1004 | tнрс = min | | | 6 | 5 | |
| Refresh Current #2 (Average Power | *2 | MB814405D-60 | Icc5 | RAS cycling; CAS-before-RAS; | | | 90 | | – mA |
| Supply Current) | Z | MB814405D-70 | 1005 | $t_{RC} = min$ | | | 7 | 5 | |
| Battery Back Up Current | | MB814405D-60L | | CAS-before-RAS; trc = 125 μs tras = min to 1 μs | | | 300 | | μA |
| (Average Power Supply Current) | | MB814405D-70L | | $V_{\text{IH}} \ge V_{\text{CC}} - 0.2 \text{ V},$ $V_{\text{IL}} \le 0.2 \text{ V}$ | | | 300 | | μΛ |
| Refresh Current #3 (Average Power | 3 MB814405D-60 | | Іссэ | $\overline{RAS} = \overline{CAS} \le 0.2 \text{ V}$ | | | 1000 | 300 | μA |
| Supply Current) | | MB814405D-70 | 1009 | Self refresh | | | 1000 | 300 | μΛ |

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

| No. | Baramatar | Notas | Symbol | MB814 | 405D-60 | MB814 | 405D-70 | Unit |
|-----|---|-----------|--------------------|-------|---------|-------|---------|------|
| NO. | Parameter | Notes | Symbol | Min. | Max. | Min. | Max. | Unit |
| 4 | Time Detuice Define th | Std power | 4 | | 16.4 | | 16.4 | |
| 1 | Time Between Refresh | Low power | t _{REF} - | | 128 | | 128 | ms |
| 2 | Random Read/Write Cycle Time | • | trc | 105 | | 125 | | ns |
| 3 | Read-Modify-Write Cycle Time | | trwc | 142 | | 167 | | ns |
| 4 | Access Time from RAS | *6,9 | t RAC | | 60 | _ | 70 | ns |
| 5 | Access Time from CAS | *7,9 | t CAC | | 15 | | 20 | ns |
| 6 | Column Address Access Time | *8,9 | taa | | 30 | _ | 35 | ns |
| 7 | Output Hold Time | | tон | 0 | | 0 | | ns |
| 8 | Output Hold Time from CAS | | tонс | 5 | | 5 | | ns |
| 9 | Output Buffer Turn On Delay Time | ; | ton | 0 | | 0 | _ | ns |
| 10 | Output Buffer Turn Off Delay Time | e *10 | toff | | 15 | _ | 15 | ns |
| 11 | Output Buffer Turn Off Delay Time from RAS | *10 | t ofr | | 15 | | 15 | ns |
| 12 | Output Buffer Turn Off Delay Time from WE | *10 | twez | _ | 15 | _ | 15 | ns |
| 13 | Transition Time | | t⊤ | 2 | 50 | 2 | 50 | ns |
| 14 | RAS Precharge Time | | t RP | 40 | _ | 45 | _ | ns |
| 15 | RAS Pulse Width | | t RAS | 60 | 100000 | 70 | 100000 | ns |
| 16 | RAS Hold Time | | trsн | 15 | _ | 20 | | ns |
| 17 | CAS to RAS Precharge Time | *21 | t CRP | 5 | — | 5 | _ | ns |
| 18 | RAS to CAS Delay Time | *11,12,22 | t RCD | 20 | 45 | 20 | 50 | ns |
| 19 | CAS Pulse Width | | t CAS | 10 | 10000 | 15 | 10000 | ns |
| 20 | CAS Hold Time | | tcsн | 40 | — | 50 | _ | ns |
| 21 | CAS Precharge Time (Normal) | *19 | t CPN | 10 | _ | 10 | _ | ns |
| 22 | Row Address Set Up Time | | t ASR | 0 | | 0 | _ | ns |
| 23 | Row Address Hold Time | | t RAH | 10 | — | 10 | _ | ns |
| 24 | Column Address Set Up Time | | tasc | 0 | | 0 | _ | ns |
| 25 | Column Address Hold Time | | t CAH | 10 | — | 15 | _ | ns |
| 26 | RAS to Column Address Delay Time | *13 | t RAD | 15 | 30 | 15 | 35 | ns |
| 27 | Column Address to RAS Lead Tir | ne | t RAL | 30 | — | 35 | _ | ns |
| 28 | Column Address to CAS Lead Tir | ne | t CAL | 30 | — | 35 | _ | ns |
| 29 | Read Command Set Up Time | | t RCS | 0 | _ | 0 | _ | ns |
| 30 | Read Command Hold Time Referenced to RAS | *14 | t rrh | 2 | _ | 2 | _ | ns |
| 31 | Read Command Hold Time Referenced to CAS | *14 | t RCH | 0 | _ | 0 | _ | ns |
| 32 | Write Command Set Up Time | *15 | twcs | 0 | — | 0 | _ | ns |
| 33 | Write Command Hold Time | | twcн | 10 | _ | 10 | | ns |
| 34 | WE Pulse Width | | twp | 10 | _ | 10 | _ | ns |
| 35 | Write Command to RAS Lead Tin | ne | t RWL | 15 | | 15 | _ | ns |
| 36 | Write Command to CAS Lead Tin | ne | tcwL | 10 | | 15 | | ns |

(Continued)

(Continued)


| No. | Parameter Notes | Symbol | MB814 | 405D-60 | MB814 | 405D-70 | Unit |
|------|---|----------------|-------|---------|-------|---------|------|
| INU. | | Зушоог | Min. | Max. | Min. | Max. | |
| 37 | DIN Set Up Time | t⊳s | 0 | | 0 | — | ns |
| 38 | DIN Hold Time | tdн | 10 | | 10 | | ns |
| 39 | RAS to WE Delay Time | t rwd | 80 | | 95 | | ns |
| 40 | CAS to WE Delay Time | tcwp | 40 | | 45 | | ns |
| 41 | Column Address to WE Delay Time | tawd | 50 | | 60 | | ns |
| 42 | RAS Precharge Time to CAS Active Time (Refresh Cycles) | t RPC | 5 | _ | 5 | _ | ns |
| 43 | CAS Set Up Time for CAS-before- RAS Refresh | t CSR | 0 | _ | 0 | _ | ns |
| 44 | CAS Hold Time for CAS-before- RAS Refresh | t CHR | 10 | _ | 10 | _ | ns |
| 45 | WE Set Up Time from RAS *20 | twsr | 10 | — | 10 | — | ns |
| 46 | WE Hold Time from RAS *20 | t whr | 10 | | 10 | | ns |
| 47 | Access Time from OE *9 | t oea | | 15 | | 20 | ns |
| 48 | Output Buffer Turn Off Delay *10 | toez | _ | 15 | | 15 | ns |
| 49 | OE to RAS Lead Time for Valid Data | t oel | 10 | _ | 10 | _ | ns |
| 50 | OE to CAS Lead Time | tcol | 0 | _ | 0 | | ns |
| 51 | OE Hold Time Referenced to *16 | tоен | 15 | _ | 20 | _ | ns |
| 52 | OE to Data In Delay Time | toed | 15 | _ | 20 | _ | ns |
| 53 | DIN to CAS Delay Time *17 | tozc | 0 | | 0 | | ns |
| 54 | DIN to OE Delay Time *17 | t dzo | 0 | _ | 0 | _ | ns |
| 55 | OE Precharge Time | t OEP | 10 | _ | 10 | | ns |
| 56 | OE Hold Time Referenced to CAS | tоесн | 5 | _ | 7 | _ | ns |
| 57 | WE Precharge Time | twpz | 10 | | 10 | | ns |
| 58 | WE to Data In Delay Time | twed | 15 | _ | 15 | | ns |
| 59 | RAS to Data In Delay Time | t RDD | 15 | _ | 15 | | ns |
| 60 | CAS to Data In Delay Time | tcdd | 15 | | 15 | | ns |
| 61 | RAS to Column Address Hold Time | t ar | 45 | _ | 50 | _ | ns |
| 62 | Write Command Hold Time Referenced to RAS | twcr | 45 | _ | 50 | _ | ns |
| 63 | Data Input Hold Time Referenced to RAS | t DHR | 45 | _ | 50 | _ | ns |
| 64 | Hyper Page Mode Read/Write Cycle Time | t HPC | 25 | _ | 30 | _ | ns |
| 65 | Hyper Page Mode Read-Modify- Write Cycle Time | t HPRWC | 73 | _ | 85 | _ | ns |
| 66 | Access Time from CAS *9,18 Precharge | t CPA | | 35 | | 35 | ns |
| 67 | Hyper Page Mode CAS Precharge Time | tср | 10 | _ | 10 | _ | ns |
| 68 | Hyper Page Mode RAS Pulse Width | t RASP | | 200000 | | 200000 | ns |
| 69 | Hyper Page Mode RAS Hold Time from CAS Precharge | tкнср | 35 | _ | 40 | _ | ns |
| 70 | Hyper Page Mode CAS Precharge to WE Delay Time | tcpwd | 55 | _ | 65 | _ | ns |

Notes: *1. Referenced to Vss.

*2. Icc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$ Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc4 is specified at one time of address change during one Page cycle.

- *3. An Initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- *6. Assumes that tRCD ≤ tRCD (max), tRAD ≤ tRAD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will be increased by the amount that tRCD exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- *8. If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_T$, access time is t_{AA} .
- *9. Measured with a load equivalent to two TTL loads and 100 pF.
- *10. toFF, toFR, twez and toEz is specified that output buffer change to high impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max) as shown in Fig. 4.
- *19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- *20. Assumes that Test mode function.
- *21. The last CAS rising edge.
- *22. The first \overline{CAS} falling edge.




■ FUNCTIONAL TRUTH TABLE

| Operation Made | | Clock Input | | | | s Input | Input | Data | Defrech | Nata |
|---------------------------------|-----|-------------|-----|-----|-------|---------|--------------|--------|---------|--|
| Operation Mode | RAS | CAS | WE | ŌĒ | Row | Column | Input Output | | Refresh | Note |
| Standby | Н | Н | Х | Х | | — | | High-Z | | |
| Read Cycle | L | L | Н | L | Valid | Valid | | Valid | Yes* | $t_{RCS} \ge t_{RCS}$ (min) |
| Write Cycle (Early Write) | L | L | L | Х | Valid | Valid | Valid | High-Z | Yes* | twcs ≥ twcs (min) |
| Read-Modify- Write Cycle | L | L | H→L | L→H | Valid | Valid | Valid | Valid | Yes* | $t_{CWD} \ge t_{CWD} (min)$ |
| RAS-only Refresh Cycle | L | Н | Х | х | Valid | _ | | High-Z | Yes | |
| CAS-before-RAS Refresh Cycle | L | L | Н | х | | _ | _ | High-Z | Yes | tcsr ≥ tcsr (min) |
| Hidden Refresh Cycle | H→L | L | Н | L | | | | Valid | Yes | Previous data is kept |
| Test Mode Set Cycle (CBR) | L | L | L | Х | | _ | _ | High-Z | Yes | tcsr ≥ tcsr (min) twsr ≥ twsr (min) |
| Test Mode Set Cycle (Hidden) | H→L | L | L | х | _ | — | | Valid | Yes | tcsr ≥ tcsr (min) twsr ≥ twsr (min) |

X: "H" or "L"

*: It is impossible in Hyper Page Mode.




To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{CAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, \overline{OE} (toEA) or column addresses (tAA) under the following conditions:


If $t_{RCD} > t_{RCD}$ (max), access time = t_{CAC} .

If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .


If OE is brought Low after trac, tcac, or taa (whichever occurs later), access time = toEA.


However, if either OE or both RAS and CAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.






To Top / Lineup / Index MB814405D-60/60L/-70/70L






DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcPa, or toEA, whichever one is the latest in occurring.



The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the latest in occurring.


To obtain a high-impedance state, set \overline{OE} or both \overline{RAS} and \overline{CAS} going high level.








The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by tcac, taa, tcPa, or toEa, whichever one is the latest in occurring.


To obtain a high-impedance state, confirm either of the following conditions, \overline{OE} set to a high level or \overline{WE} set to a low level after \overline{CAS} set to a high level or \overline{RAS} and \overline{CAS} set to a high level.












Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.


WE must be held High for the specified set up time (twsR) before RAS goes Low in order not to enter "Test Mode".




DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of CAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.

WE must be held High for the specified set up time (twsR) before RAS goes Low in order not to enter "Test Mode".





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle. CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter. Column Address: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows ;

- 1) Normalize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

| | (| | ou oporaini | 5 | | | , , , |
|-----|--------------------------|---------------|-------------|--------|--------|---------|-------|
| No. | Parameter | Symbol | MB8144 | 05D-60 | MB8144 | 405D-70 | Unit |
| NO. | Falalletei | Symbol | Min. | Max. | Min. | Max. | Unit |
| 90 | Access Time from CAS | t FCAC | _ | 15 | — | 20 | ns |
| 91 | Column Address Hold Time | tгсан | 10 | | 10 | | ns |
| 92 | CAS to WE Delay Time | t FCWD | 40 | _ | 45 | | ns |
| 93 | CAS Pulse Width | t FCAS | 10 | _ | 15 | | ns |
| 94 | RAS Hold Time | t FRSH | 15 | | 20 | | ns |
| 95 | CAS Precharge Time | t CPT | 10 | _ | 10 | | ns |

(At recommended operating conditions unless otherwise noted.)

Note: Assumes that \overline{CAS} -before- \overline{RAS} refresh counter test cycle only.



(At recommended operating conditions unless otherwise noted.)

| No. | Deremeter | Cumb al | MB8144 | 05D-60 | MB8144 | 405D-70 | Unit |
|-----|--------------------|--------------|--------|--------|--------|---------|------|
| NO. | Parameter | Symbol | Min. | Max. | Min. | Max. | Unit |
| 100 | RAS Pulse Width | trass | 100 | _ | 100 | _ | μs |
| 101 | RAS Precharge Time | t RPS | 105 | | 125 | | ns |
| 102 | CAS Hold Time | tснs | -50 | | -50 | | ns |

Note: Assumes Self Refresh cycle only.

DESCRIPTION


The Self Refresh cycle provides a refresh operation without external clock and external Address. Self Refresh control circuit on chip is operated in the Self Refresh cycle and refresh operation can be automatically executed using internal refresh address counter. If \overline{CAS} goes to "L" before \overline{RAS} goes to "L" (CBR) and the condition of \overline{CAS} "L" and \overline{RAS} "L" is kept for term of trans (more than 100 μ s), the device can be entered the Self Refresh cycle. And after that, refresh operation is automatically executed per fixed interval using internal refresh address counter during " \overline{RAS} =L" and " \overline{CAS} =L".

And exit from Self Refresh cycle is performed by toggling of RAS and CAS to "H" with specifying tcHs min.

Restruction for Self Refresh operation ;


For Self Refresh operation, the notice below must be considered.

- In the case that distribute CBR refresh are operated in read/write cycles Self Refresh cycles can be executed without special rule if 1,024 cycles of distribute CBR refresh are executed within tREF max
- In the case that burst CBR refresh or RAS-only refresh are operated in read/write cycles
 1,024 times of burst CBR refresh or 1,024 times of burst RAS-only refresh must be executed before and after Self Refresh
 cycles.



* Read/Write operation can be performed non refresh time within t_{NS} or t_{SN}

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.